

**School of Engineering and Computer Science**  
**ECE 214: Design of Logic Circuits**  
**Master Syllabus**

<b>Catalog Data:</b>	<b>ECE 214: Design of Logic Circuits;</b> 3 credits (2-3) Design and application of combinational logic circuits with exposure to modern methods and design tools; introduction to sequential logic circuits. Typically offered in Spring.
<b>Class Schedule:</b>	Two lecture hours per week, for one semester.
<b>Laboratory Schedule:</b>	One 3-hour lab session per week, for one semester.
<b>Prerequisites by Course:</b>	ECE 101; MATH 106, or a minimum ALEKS math placement score of 80%.
<b>Prerequisites by Topic:</b>	<ol style="list-style-type: none"> <li>1. Familiarity with logic concepts.</li> <li>2. Basic understanding and experience in using electrical engineering lab equipment such as oscilloscopes, function generators, power supplies and breadboard level circuit wiring.</li> </ol>
<b>Required Text(s):</b>	Morris Mano and Michael D. Ciletti , <i>Digital Design, 5<sup>th</sup> Edition</i> , Prentice Hall, 2013
<b>Reference(s):</b>	R. H. Katz, <i>Contemporary Logic Design, 2<sup>nd</sup> Edition</i> , Prentice Hall, 2004
<b>Course Coordinator:</b>	Dr. John Lynch
<b>Course Objectives:</b>	<ol style="list-style-type: none"> <li>1. Design, analyze and implement combinational and sequential logic circuits using basic logic gates.</li> <li>2. Perform minimization of logic expressions using Karnaugh maps and canonical standard forms.</li> <li>3. Design and analyze logic circuits using or implementing arithmetic operations, multiplexers, encoders, simple latches and flip-flops.</li> <li>4. Understand the design, optimization and implementation of finite state machines.</li> </ol>
<b>Topics Covered:</b>	<ol style="list-style-type: none"> <li>1. Overview and history of digital technology</li> <li>2. Number systems, binary arithmetic and encoding</li> <li>3. Binary state terminology, CMOS terminology and symbology, basic logic functions, Boolean algebra, digital logic gates</li> <li>4. CMOS transistor level gate implementation and an overview of integrated circuit design</li> <li>5. Gate level logic minimization and use of minimization tools or techniques</li> <li>6. Design, analysis and application of combinational logic: multiplexers, decoders, encoders, comparators, parity circuits, and shifters</li> <li>7. Design and application of basic arithmetic circuits such as adders, and subtractors</li> <li>8. Introduction to sequential logic machines-latches, flip-flops, registers, and counters</li> <li>9. Application of programmable logic devices (ROMs, PLAs, PALs) to combinational logic design</li> <li>10. Finite state machines (Mealy &amp; Moore types) and state minimization</li> <li>11. Introduction to timing defects (hazards) and races in combinational logic circuits</li> </ol>

<b>Lab Experiments and Activities:</b>	<p>Lecture sessions converted into laboratory sessions as needed for demonstrations and hands-on activities. These activities are translated into -but not limited to- the following experiments:</p> <ol style="list-style-type: none"> <li>1. OR, AND, and inverter gates</li> <li>2. Two's complement addition and subtraction</li> <li>3. Boolean theorems</li> <li>4. 3-variable Karnaugh map logic simplification</li> <li>5. 4-variable Karnaugh map for 7-segment display</li> <li>6. Cost optimization</li> <li>7. Display using a decoder, and PWM using a comparator</li> <li>8. Asynchronous SR latches</li> <li>9. Flip-flops and shift registers</li> <li>10. Modulo counters</li> <li>11. State machine analysis, and linear feedback shift registers</li> <li>12. Finite state machine with datapath using a counter and multiplexers.</li> </ol>		
<b>Course Outcomes:</b>	Students will be able to		
	<b>Assessed for Student Outcomes</b>	<ol style="list-style-type: none"> <li>3.a. Present findings of experiments in formal report format(s) including figures, tables, graphs, citations.</li> <li>4.a. Evaluate economic tradeoffs in digital systems by using timing constraints and logic minimization.</li> <li>6.b. Utilize basic electrical engineering lab equipment such as oscilloscopes, function generators, power supplies, multimeters, LEDs, seven-segment displays and their interface to digital ICs for experiments to collect data.</li> </ol>	
	<b>Other</b>	<ol style="list-style-type: none"> <li>1.c. Use appropriate models, such as Boolean algebra and Karnaugh maps, to formulate solutions for digital logic circuits</li> <li>6.d. Draw conclusions by evaluating experimental results with respect to system level design specifications.</li> <li>7.a. Able to use resources such as data sheets for digital ICs, manuals for lab equipment and tutorials for CAD tools to learn new material not taught in class.</li> </ol>	
<b>Relationship of Course to Program:</b>	Meets: Educational Objectives <u>1, 2, 3, 4</u> Student Outcomes <u>3, 4, 6, 7</u>		
<b>Prepared by:</b>	Dr. John Lynch	<b>Date:</b>	March 2, 2018; 3/21/18 (mb) Reviewed 02/12, revised 10/2015, revised 09/2017 revised 10/08/18 revised 5/21/24