

## School of Engineering and Computer Science ECE 366: Introduction to VLSI Design Master Syllabus

Catalog Data:	ECE 366: Introduction to VLSI Design; 3 credits (2-3)			
	CMOS devices and deep-submicron fabrication technology; interconnect modeling, power and clock distribution, area, power, and speed optimization. Typically offered in Spring.			
Class Schedule:	Two lecture hours per week, for one semester.			
Laboratory Schedule:	One 3-hour lab session per week, for one semester.			
Prerequisites by Course:	ECE 214; ECE 349			
Prerequisites by Topic:	<ol> <li>Familiarity with logic concepts, digital circuits and modern CAD tools.</li> <li>Basic experience in schematic level design entry and simulation of electronic circuits using SPICE.</li> <li>Basic understanding and experience in designing, analyzing and optimizing digital systems (combinational/sequential) employing logic gates.</li> <li>Basic knowledge of semiconductor device electronics.</li> </ol>			
Typical Text(s):	J. Rabaey, A. Chandrakasan, and B. Nikolic, <i>Digital Integrated Circuits, 2nd Edition</i> , Prentice-Hall, 2003.			
Typical Reference(s):	<ul> <li>N.H.E. Weste, and K. Eshraghian, <i>Principles of CMOS VLSI Design, 2nd Edition</i>, Addison Wesley, 2004.</li> <li>M. J. S. Smith, <i>Application-Specific Integrated Circuits</i>, Addison-Wesley, 1997.</li> <li>R. J. Baker, <i>CMOS Circuit Design, Layout, and Simulation, 2<sup>nd</sup> Edition</i>, Wiley-IEEE, 2007.</li> </ul>			
Course Coordinator:	Dr. John Lynch			
Course Objectives:	<ol> <li>Learn to design and implement state-of-the-art digital Very Large Scale Integrated (VLSI) chips using CMOS technology.</li> <li>Utilize workstation-based modern CAD tools to complete VLSI projects and to build industry standard design libraries.</li> <li>Introduce the principles of digital integrated circuit design, layout, optimization and verification at transistor, gate and system levels.</li> </ol>			
Topics Covered:	<ol> <li>Overview of digital integrated circuits</li> <li>Manufacturing/Fabrication Processes</li> <li>CMOS Integrated Circuits         <ul> <li>Design Rules</li> <li>Trends in Process Technology</li> </ul> </li> <li>MOSFET transistors</li> <li>CMOS Inverter</li> <li>Design of Combinational Gates         <ul> <li>Static CMOS</li> <li>Dynamic CMOS</li> </ul> </li> <li>Design of Sequential Logic Gates         <ul> <li>Latches</li> <li>Registers</li> <li>Cell-based Design Methodology</li> </ul> </li> </ol>			

		<ul> <li>9. Timing Issues in Digital Circuits</li> <li>10. Layout Techniques, full-custom design</li> <li>11. Circuit Simulation <ul> <li>Interconnect (resistance, capacitance, ir</li> <li>Wire models</li> </ul> </li> <li>12. Design for Testability</li> <li>13. Packaging and Testing</li> </ul>	nductanc	e)	
Lab Experiments and Activities:		Lecture sessions converted into laboratory sessions as needed for demonstrations and hands-on activities. These activities are translated into -but not limited to- the following experiments:			
		<ol> <li>Tutorial on using Cadence Design Environment</li> <li>Inverter Schematic, Symbol</li> <li>Inverter Simulation: Transient, DC w/parametric, Voltage transfer characteristics</li> <li>Inverter Layout, DRC, Extraction, and LVS</li> <li>NAND gate Schematic, Test Bench, Simulation, and Layout</li> <li>Cell Interconnection, Routing Techniques</li> <li>Back Annotation, simulation of extracted view, post-layout characterization</li> <li>Dynamic Circuits using Domino Logic</li> </ol>			
Course St Outcomes:	Students will be able to:				
	Assessed for Student Outcomes	<ul> <li>1-d. Apply probability and statistics in analyzing die yield, fault models, and testing of VLSI chips.</li> <li>2-b. Apply design process to satisfy project requirements for VLSI devices and systems.</li> <li>6-a. Identify constraints, assumptions, and models for VLSI circuit experiments.</li> </ul>			
	Other	<ul> <li>2-a. Define engineering problems from specified needs for VLSI devices.</li> <li>3-a. Produce lab reports using appropriate formats and grammar with discipline-specific conventions.</li> <li>6-b. Use appropriate simulation and modeling techniques for VLSI circuit experiments.</li> <li>6-c. Conduct analysis and interpretation of the data.</li> <li>6-d. Draw conclusions by evaluating experimental results.</li> </ul>			
Relationship of to Program:	Course				
Prepared by:		Dr. John Lynch	Date:	Revised 3/2018, 3/21/18 (mb); December 30, 2009 reviewed 01/12 Reviewed 02/12, 11/02/18 JL/mb	